Senior Principle FPGA engineer - Edinburgh - Semiconductor

- RTL: Verilog of VHDL OR systemverilog

- UVM or other verificaiton tools

- C/C++ or TCL Scripting